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We introduce a way to associate a family of circuits to an arbitrary clutter,
suggested by a theorem of Lehman. Several characterizations of matroid ports
using their circuits are presented. Q 1997 Academic Press
1. INTRODUCTION
Let E be a finite set. A clutter on E is a family C of subsets of E, such
that no element of C is contained in any other. A clutter C on E is the
clutter of circuits of a matroid M on E if B f C and C satisfies the
elimination property: whenever g / g g C and e g g l g , there is a1 2 1 2
 4  .g g C with g : g j g y e . If this is the case we write C s C M .1 2
Matroids can be described in many other ways, and the theory of matroids
is very rich; we presume that the reader is familiar with the fundamental
w x w xideas and terminology of the field, as set forth for instance in 5 , 10 , or
w x11 .
w xLehman 3, 4 introduced a different way to associate clutters to ma-
troids: if M is a matroid on E and e g E, he considered the clutter0
 .  4  4P M, e on E y e containing the sets g y e such that e g g g0 0 0 0
 .  .C M . P M, e is the port of M with respect to e . Clearly if M is the0 0 0
 .component of M that contains e , then P M, e is completely unaffected0 0
by the structure of M outside M . On the other hand, Lehman proved that0
 .P M, e completely determines M ; here is the best-known statement of0 0
this result.
LEHMAN'S THEOREM. Let M be a matroid on a set E and let M be the0
component of M containing a particular element e . Then the circuits of M0 0
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that do not contain e are the minimal nonempty sets of the form0
g j g y g , . F1 2  /
g;g jg1 2
 .ggP M , e0
 .where g / g g P M, e .1 2 0
The current paper is motivated by another version of Lehman's theo-
w xrem. This second version is implicit in Section 3 of 3 , but has not received
w xmuch attention in the literature; for instance, it is not mentioned in 4 or
w x10 , where the first version is discussed. To state this second version, we
must first recall that the dual or blocker C* of a clutter C on a set X
 < 4consists of the minimal elements of d : X d l g / B for every g g C .
 .LEHMAN'S THEOREM second version . Let M be a matroid on a set E
and let M be the component of M containing a particular element e . Then0 0
the circuits of M that do not contain e are the minimal nonempty elements0 0
  4 < < <  . 4of S : M y e S l d / 1 ;d g P M, e * .0 0 0
Note that because M cannot have any singleton circuits other than0
 .  4possibly e , the word nonempty is this statement could be replaced by0
the phrase of cardinality at least 2 without loss of generality.
In this paper we study a way to define circuits associated to arbitrary
clutters. The definition is suggested by the second version of Lehman's
theorem.
DEFINITION 1. Let E be a finite set with an element e and let P be a0
 4clutter on E y e . Then a circuit of P is a subset z : E of one of the0
following types.
 .  4  4a z s e for some e g E y e with e / g ;g g P.0
 .  4b z s g j e for some g g P.0
 .   4 < < <c z is a minimal nonempty element of S : E y e S l d /0
4 < <1 ;d g P* and z G 2.
We refer to an element of a singleton circuit as a loop of P. As we shall
< <see in Proposition 2.3, the property S l d / 1 ;d g P* is equivalent to
the property each element of S becomes a loop when all the other elements of
S are contracted. This certainly seems to be a natural property to consider
when defining what it means to be a circuit!
DEFINITION 2. Let E be a finite set with an element e and let C be a0
 .clutter on E. Then the port of C with respect to e is the clutter P C, e0 0
 4  4on E y e containing the sets g y e such that e g g g C.0 0 0
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 .   . .In particular, if M is a matroid on E, then P M, e s P C M , e .0 0
 4If e g E and P is a clutter on E y e , then we denote the collection0 0
e0 . e0 .of circuits of P by C P . We prove in Proposition 2.2 that C P is
itself a clutter. By the way, we consistently use C to denote a clutter on a
 4set E and P to denote a clutter on E y e , because our definitions are0
motivated by properties of matroid circuit clutters and matroid ports.
DEFINITION 3. Let E be a finite set with elements e and e , and let P0 1
 4  e0 . .be a clutter on E y e . Then we call the clutter P C P , e on0 1
 4E y e an associate of P.1
It is natural to wonder about the extent to which properties of matroid
circuits generalize to the circuits of arbitrary clutters. In Theorems 1]4 we
discuss several properties that do not generalize at all: instead they serve
to characterize matroid ports among general clutters. That is, these prop-
erties are logically equivalent to the matroid circuit elimination property.
If M is a matroid on E, e g E, and M is the component of M0 0
 .containing e , then by Lehman's theorem the circuits of P s P M, e are0 0
 4the circuits of M , together with the singletons e such that e is in some0
other component of M. It follows that if e is another element of M , then1 0
 e0 . .  .the associate P C P , e of P is identical to the port P M, e , and1 1
e1  e0 . .. e0 .hence has the same circuits as P itself, i.e., C P C P , e s C P .1
On the face of it, this property might seem to have nothing to do with
the matroid circuit elimination property; one might think that there is a
broad class of clutters whose circuits are ``consistent with those of their
associates.'' This turns out not to be true, however.
THEOREM 1. Let E be a finite set with an element e and let P be a clutter0
 4  4on E y e . Then P is a matroid port if and only if for e¨ery e g E y e0 1 0
 e0 . .that is not a loop of P, the associate clutter P C P , e has the same1
e1  e0 . .. e0 .circuits as P, i.e., C P C P , e s C P .1
Lehman's theorem implies that a clutter C on a set E is the circuit
 .clutter of a matroid if and only if every port P C, e is a matroid port.0
Consequently, any characterization of matroid ports directly yields a char-
acterization of matroid circuit clutters. The characterization of the circuit
clutters of connected matroids that results from Theorem 1 is particularly
simple.
COROLLARY 1. Let E be a finite set and let C be a clutter on E. Then C is
the clutter of circuits of a connected matroid on E if and only if C s
e0  ..C P C, e for e¨ery e g E.0 0
w xSee 1, 6, 9 for other characterizations of matroid circuit clutters.
The property stated in Theorem 1, that all the associates of a matroid
port have precisely the same circuits, turns out to be equivalent to the
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seemingly weaker property that all the circuits of a matroid port are
unions of circuits of its associates.
THEOREM 2. Let E be a finite set with an element e and let P be a clutter0
 4  4on E y e . Then P is a matroid port if and only if for e¨ery e g E y e ,0 1 0
e1  e0 . ..e¨ery circuit of P is the union of some elements of C P C P , e .1
In Theorem 2 it is not necessary to prescribe that e not be a loop of P,1
 e0 . .  4for if e is a loop of P, then P C P , e s B , so every singleton subset1 1
 e0 . .of E is a circuit of P C P , e . Certainly then every circuit of P is a1
e1  e0 . ..union of elements of C P C P , e .1
If C is a clutter on a set X and S : X, then the deletion C y S is
defined to be the clutter on X y S that contains all the g g C with
S l g s B. If M is a matroid on E and S : E, then M y S is the matroid
 .  .on E y S with C M y S s C M y S. Clearly then deleting elements
from a matroid cannot create any new circuits, i.e., M y S has no circuits
that are not circuits of M. Deletion may, however, change the circuits of
 .some ports P M, e , e f S, for the component of M y S containing e0 0 0
could be smaller than the component of M containing e . That is,0
 .  .P M y S, e might have more loops than P M, e . It is not possible,0 0
 .though, for P M y S, e to have any new circuits that are not loops.0
At first glance it might seem that the property deleting some elements
cannot create new nonsingleton circuits is too simple to have any substantial
consequences, but it turns out that this property gives another characteri-
zation of matroid ports.
THEOREM 3. Let E be a finite set with an element e and let P be a clutter0
 4on E y e . Then P is a matroid port if and only if there is no subset0
 4S ; E y e such that P y S has a nonsingleton circuit that is not a circuit0
of P.
Suppose M is a matroid on E, e g E, M is the component of M0 0
 .containing e , and P s P M, e . Then the two versions of Lehman's0 0
theorem give two different ways of describing the circuits of M that do0
not contain e . Using Theorem 3, we prove in Section 3 that the equiva-0
lence between these two descriptions suggests yet another characterization
of matroid ports.
COROLLARY 2. Let E be a finite set with an element e and let P be a0
 4  .clutter on E y e . Then P is a matroid port if and only if the type c circuits0
of P are identical with the minimal nonempty subsets
g j g y g , . F1 2  /
g;g jg1 2
ggP
where g / g g P.1 2
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If C is a clutter on E and S : E, then the contraction CrS consists of
 < 4the minimal elements of g : E y S g j S contains an element of C . If
 .M is a matroid on E, then MrS is the matroid on E y S with C MrS s
 .C M rS. Clearly then if z is a circuit of MrS it must be that M has a
circuit z 9 with z 9 y S s z . As before, when applying this property to
matroid ports one can only expect it to hold for nonsingleton circuits, for
 .E y S may have elements that are loops with respect to P MrS, e but0
 .not with respect to P M, e . With this caveat, this property gives rise to0
another characterization of matroid ports.
THEOREM 4. Let E be a finite set with an element e and let P be a clutter0
 4on E y e . Then P is a matroid port if and only if for e¨ery subset0
 4S ; E y e and e¨ery nonsingleton circuit z of PrS there is a circuit z 9 of P0
with z 9 y S s z .
The most famous characterization of matroid ports in the literature is
w xSeymour's forbidden minors theorem 8 . It is possible to deduce this
theorem from Theorems 1]4 by looking for minimal examples of clutters
that violate the properties of matroid ports given in the theorems. Our
argument is considerably longer than Seymour's original proof of his
theorem, so we do not present it in detail.
2. CLUTTER CIRCUITS
In this section we present a few basic properties of clutter circuits that
are related to familiar properties of matroid circuits. For fundamental
w x w xproperties of general clutters we refer to 2 and 7 .
At first glance, Proposition 2.1 may seem to actually contradict a
familiar property of matroids, that loops are dual to isthmuses. It does not
contradict it, though, if one is careful to recall that matroid ports are
related not to whole matroids, but only to single components of matroids,
and consequently for matroid ports there is not much difference between
loops and isthmuses.
PROPOSITION 2.1. Let C be a clutter. Then C and C* ha¨e precisely the
same loops.
Proof. This is equivalent to the result that the union of the elements of
w xC is the same as the union of the elements of C* 7 .
In the proof of the next proposition we use the fundamental property
that given any element g of a clutter C and any e g g , there is at least
 4 w xone d g C* with g l d s e 2 .
 4 e0 .PROPOSITION 2.2. Let P be a clutter on E y e . Then C P is a clutter0
itself, i.e., no circuit of P contains any other.
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 .  .  .Proof. Clearly circuits of type b and c cannot contain loops. Type b
 .circuits contain e and type c circuits do not, so the former cannot be0
subsets of the latter. If g g P, then for every e g g there is a d g P* with
 4g l d s e ; consequently every subset of g intersects some element of
 .  4P* exactly once. This shows that no subset of a type b circuit g j e0
 .could be a type c circuit of P.
A minor of a clutter C is a clutter obtained from C through some
sequence of deletions and contractions. In particular, C is vacuously a
minor of itself, resulting from the empty sequence of deletions and
contractions. Contractions, deletions, and duals are interrelated in familiar
 .  .  .  .ways: C y S y S s C y S y S s C y S j S , CrS y S s1 2 2 1 1 2 1 2
 .  .  .  .C y S rS , CrS rS s CrS rS s Cr S j S , C** s C, C* y S2 1 1 2 2 1 1 2
 .  .  .s CrS *, and C*rS s C y S *. If C s C M is a matroid circuit
 .  .clutter, then C y S s C M y S and CrS s C MrS , but in general
 .  4C* / C M* . If M is a matroid on E, e g E, and S : E y e , then0 0
 .  .  .  .  .P M y S, e s P M, e y S, P MrS, e s P M, e rS, and P M, e *0 0 0 0 0
 .s P M*, e .0
 .The following proposition gives another way to characterize the type c
circuits of a clutter.
 4PROPOSITION 2.3. Let P be a clutter on E y e and suppose S : E y0
 4 < <e . Then S has S l d / 1 ;d g P* if and only if e¨ery s g S is a loop0
  4.with respect to Pr S y s .
   4..   4.Proof. If s g S, then the elements of Pr S y s * s P* y S y s
 4are simply the elements of P* that do not intersect S y s . Consequently,
< <S l d / 1 ;d g P* if and only if for every s g S, s is a loop with respect
   4..to Pr S y s *. By Proposition 2.1, this is true if and only if s is also a
  4.loop with respect to Pr S y s .
If M is a matroid on E, then a subset S : E is a union of circuits of M
  4.if and only if it has the property that every s g S is a loop in Mr S y s .
The same is not true for clutters, even matroid ports, because of the
greater possibility of creating loops by contraction. For instance, if e is0
one of three parallels in a connected matroid M and S contains the two
 4other than e along with any other element of E y e , then contracting0 0
 .either of the two parallels of e will produce a minor of P M, e all of0 0
whose elements are loops. Consequently every s g S is a loop in
 .   4.P M, e r S y s . This S is however not necessarily a union of circuits0
 .of P M, e .0
 4If M is a matroid on E, e g E, S : E y e , and z is a circuit of0 0
 .P M, e that does not intersect S, then z is also a circuit of M y S. It0
must be that either z is contained in the same component of M y S as e ,0
 .in which case z is a circuit of P M y S, e , or else z is disjoint from the0
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component of M y S that contains e , in which case every element of z is0
 .a loop in P M y S, e . A weakened version of this property holds for all0
clutters.
 4  4PROPOSITION 2.4. Let P be a clutter on E y e ; suppose S : E y e0 0
and z is a circuit of P that does not intersect S. Then either z contains a
 .circuit of P y S of the same type as z or else z is of type c and e¨ery element
of z is a loop in P y S.
 .  .Proof. If z is a type a circuit of P, then clearly it is also a type a
 .  .circuit of P y S, and if z is a type b circuit of P, then it is also a type b
circuit of P y S.
 . < <Suppose now that z is a type c circuit of P; then z l d / 1 for every
 .  <d g P*. If d g P y S * s P*rS, then d is minimal in g : E y S g j S
4contains an element of P* , and consequently there is a subset T : S such
< < <  . <that d j T g P*; then z l d s z l d j T / 1. Hence either z con-
 .tains a type c circuit of P y S or else every element of z is a loop in
P y S.
 4If M is a matroid on E, e g E, S : E y e , and z is a circuit of0 0
 .P M, e , then z y S is a dependent set of MrS, though it need not be a0
circuit of MrS. Either z y S intersects the component of MrS that
 .contains e , in which case z y S contains a circuit of P M y S, e , or else0 0
z y S is disjoint from the component of M y S that contains e , in which0
 .case every element of z y S is a loop in P M y S, e . This same property0
holds for all clutters.
 4  4PROPOSITION 2.5. Let P be a clutter on E y e ; suppose S : E y e0 0
and z is a circuit of P not contained in S. Then either z y S contains a circuit
 .of PrS of the same type as z or else z is of type c and e¨ery element of
z y S is a loop in PrS.
 .  .Proof. If z is a type a circuit of P, then it is also a type a circuit of
 .  4PrS. If z is a type b circuit of P, then z y e must contain some0
 .element of PrS, and consequently z contains some type b circuit of
 . < <PrS. If z is a type c circuit of P, then z l d / 1 for every d g P*.
 . < <Since PrS * s P* y S : P*, it follows that z l d / 1 for every d g
 .PrS *.
We close with a result that will be of use in the next section.
 4  .LEMMA 2.6. Let P be a clutter on E y e and suppose P has no type c0
< <circuits. Then P F 1.
< <Proof. If there is any d g P* with d ) 1, then the union of all such
 4 < <elements of P* is a nonempty subset S of E y e , which has S l d /0
 .1 ;d g P*. Consequently S must contain some type c circuit of P.
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< <By hypothesis, then, there is no d g P* with d ) 1. That is, every
< <nonempty d g P* has d s 1. It follows that either P s B or else the only
element of P is the union of the elements of P*.
3. PROOFS OF THEOREMS 1]4
In this section we prove the theorems of the Introduction and also
Corollary 2. In every case the ``only if'' direction follows directly from
Lehman's theorem, so we focus our attention on the ``if'' direction.
Theorems 1 and 2 are both consequences of the following theorem.
 4THEOREM 3.1. Let P be a clutter on E y e . If P is not a matroid port,0
 4 e0 .then there is some e g E y e and some circuit z g C P such that z is1 0
 e0 . .not a union of circuits of P C P , e .1
Proof. Whereas P is not a matroid port, its circuits must not satisfy the
elimination property. That is, there are circuits z / z of P and an1 2
 .  4element e g z l z such that z l z y e does not contain any12 1 2 1 2 12
circuit of P.
Whereas neither of z , z contains the other, at least one of z y z , z1 2 1 2 2
 4y z contains some element other than e , say e g z y z y e . Then1 0 1 1 2 0
 4  e0 . .z y e g P C P , e , by definition. Suppose z is a union of circuits1 1 1 2
 e0 . .  .  .of P C P , e . These circuits must be of types a and c , because1
 e0 . .e f z . It follows that no element of P C P , e * has exactly one1 2 1
element in common with z . By Proposition 2.3, it follows that every2
 e0 . .   4.z g z is a loop in P C P , e r z y z .2 1 2
 e0 . .   4.In particular, e is a loop in P C P , e r z y e , i.e., e does12 1 2 12 12
 e0 . .   4.not appear in any element of P C P , e r z y e . Recall that1 2 12
 e0 . .   4. P C P , e r z y e consists of the minimal elements of g : E y1 2 12
 4   4. <   4.  e0 . .4e y z y e g j z y e contains an element of P C P , e .1 2 12 2 12 1
 4   4.   4   4..Whereas e g z y e y z y e and z y e y z y e j12 1 1 2 12 1 1 2 12
  4.  4  e0 . .z y e contains the element z y e of P C P , e , it must be2 12 1 1 1
  4   4..  4that there is a subset S : z y e y z y e y e such that1 1 2 12 12
  4.  e0 . .S j z y e contains an element z of P C P , e . By definition,2 12 1
 4 e0 .  4z j e must be an element of C P , but then z j e is a circuit of P1 1
   4..  4.   4. that is contained in z y z y e y e j z y e s z j1 2 12 12 2 12 1
.  4z y e , a contradiction.2 12
Proving Theorem 3 takes a bit of work. Suppose that P is a clutter on
 4  4E y e , P is not a matroid port, and for every S ; E y e , every0 0
nonsingleton circuit of P y S is also a circuit of P. We presume that P is
< <chosen so that E is as small as possible for such a clutter.
 4We claim first that for every nonempty S ; E y e , P y S is a matroid0
< <port. Because P was chosen to have E as small as possible, this claim can
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be verified by proving that whenever B / S ; E and T ; E y S, every
 .nonsingleton circuit of P y S y T is also a circuit of P y S. Because
 .  .  .P y S y T s P y S j T , a nonsingleton circuit z of P y S y T is
by hypothesis also a circuit of P. Because z is a nonsingleton circuit of
 .  .P y S y T , none of its elements is a loop in P y S y T ; hence none
of its elements is a loop in P y S either. Proposition 2.4 then implies that
z contains a circuit z 9 of P y S, and that z 9 in turn contains a circuit z 0
 .of P y S y T. This z 0 cannot be a proper subset of z , because both are
 .circuits of P y S y T , so z 0 s z , and consequently z 9 s z too. This
verifies the claim.
Whereas P is not a matroid port, there are circuits z / z of P and an1 2
 .  4element e g z l z such that z j z y e does not contain any12 1 2 1 2 12
circuit of P.
 4  .We claim now that E y e y z j z s B. Suppose instead that0 1 2
 4  .  4e g E y e y z j z . If any element of z y e is not a loop in0 1 2 1 0
P y e, then by Proposition 2.4, z contains a circuit z X of P y e that is of1 1
 . Xthe same type as z . If z is a type b circuit, then of course z s z . If z1 1 1 1 1
 . Xis a type c circuit, then it is not a singleton, so by hypothesis z is a1
circuit of P that is contained in z , and again z X s z . Similarly, if any1 1 1
 4element of z y e is not a loop in P y e, then z is a circuit of P y e.2 0 2
Whereas z intersects z , it follows that either both z and z are circuits1 2 1 2
in P y e or else all elements of z j z are loops in P y e.1 2
If z and z are both circuits in P y e, then because e g z l z and1 2 12 1 2
 .  4P y e is a matroid port, P y e has a circuit z : z j z y e ; this z1 2 12
cannot be a singleton, for it would then be a proper subset of either z or1
z . By hypothesis z is also a circuit of P, a contradiction because2
 .  4z : z j z y e . Necessarily then every element of z j z is a loop1 2 12 1 2
 .in P y e. Note that consequently z and z must both be type c circuits1 2
of P.
Whereas every element of z j z is a loop in P y e for every e g E y1 2
 4  .e y z j z , it must be that every element of P that intersects0 1 2
 4  .z j z contains all of E y e y z j z . Whereas no element of P1 2 0 1 2
can be a proper subset of another, it follows that every element of P
 4  .contains all of E y e y z j z .0 1 2
 4 Consequently every element of P y e also contains E y e y z j12 0 1
.  4  .  4  .z ; equivalently, every e g E y e y z j z has e g P y e *. If2 0 1 2 12
 .  4 P y e has a type c circuit z , then z cannot intersect E y e y z j12 0 1
.  .  4z , so z is contained in z j z y e , but by hypothesis z is also a2 1 2 12
 .circuit of P}an impossibility. Hence P y e has no type c circuits.12
< < < <Applying Lemma 2.6, we conclude that P y e F 1. If P y e s 0,12 12
 4then every element of P must contain e , i.e., e g P*, but this is12 12
<  4 <  .impossible because e l z s 1 and z is a type c circuit of P.12 1 1
< <  4Consequently P y e s 1, say P y e s g .12 12 0
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 .  4Suppose that e g g l z j z . Whereas P y e s g , every ele-0 1 2 12 0
 4ment of P other than g contains e ; it follows that e, e g P*.0 12 12
w  4  4  .Neither e nor e can be in P*, because z and z are type c circuits12 1 2
xof P. Whereas z and z both contain e , both must also contain e.1 2 12
 .Therefore g l z j z : z l z .0 1 2 1 2
 .Suppose again that e g g l z j z , and consider the clutter P y e.0 1 2
 .  4  4  .Whereas P y e * s P*re and e, e g P*, e g P y e *. If P y e12 12
 .  .has a type c circuit z , then z cannot contain e ; hence z is a type c12
circuit of P that does not contain e . Whereas every element of P12
 4  .  4  .contains all of E y e y z j z , every x g E y e y z j z has0 1 2 0 1 2
 4  .x g P*; hence z does not contain any such x, so z is a type c circuit of
 .  4P that is contained in z j z y e }an impossibility. This shows that1 2 12
 . < <P y e has no type c circuits; Lemma 2.6 implies that P y e F 1. If
< <  4P y e s 0, then every element of P must contain e, so e g P*, but this
< <  4is impossible, because e g z j z . Hence P y e s 1, say P y e s g .1 2 e
Then g is the only element of P that does not contain e, so every x g ge e
 4has g l x, e / B for every g g P. It follows that for every x g g , eithere
 4  4  .x or x, e is in P*. If x g g l z j z , then because z and z aree 1 2 1 2
 .  4type c circuits of P it must be that x, e g P*; whereas e g z l z , this1 2
 4  .implies that x, e : z l z . It follows that g l z j z : z l z .1 2 e 1 2 1 2
Suppose now that g g P intersects z y z ; some such g must exist,1 2
 .because the elements of z y z are not loops in P. If e g g l z j z1 2 0 1 2
and e f g , then g g P y e, so g s g ; this is impossible because g doese e
not intersect z y z , so e g g . Like every element of P, g must also1 2
 4  .contain all of E y e y z j z ; hence g = g . This implies that g s0 1 2 0
g , an impossibility because g does not intersect z y z .0 0 1 2
 4  .This contradiction verifies the claim that E y e y z j z s B,0 1 2
 4i.e., E y e : z j z .0 1 2
 4  4If e s e , then z y e and z y e must be two distinct elements12 0 1 0 2 0
 .of P. Lemma 2.6 then implies that P has at least one type c circuit; such
 4  .  4a circuit will be contained in E y e s z j z y e }a contradic-0 1 2 12
tion. Hence e / e .12 0
 .  4  4 If P y e has a type c circuit z , then z : E y e y e : z j12 0 12 1
.  4z y e and z is also a circuit of P}an impossibility. It follows that2 12
 . < <P y e has no type c circuits, so by Lemma 2.6, P y e F 1. If12 12
< <  4  .P y e s 0, then e g P*, so z and z cannot be type c circuits of12 12 1 2
 .  .P; they must be type b circuits. Whereas P has two different type b
 .circuits, Lemma 2.6 guarantees that P has a type c circuit z . Whereas
 4  4  4  .e g P*, it must be that e f z ; then z : E y e y e : z j z12 12 0 12 1 2
 4 < <y e }an impossibility. Consequently it must be that P y e s 1, say12 12
 4P y e s g .12 0
 .  .  4If either z or z is a type b circuit of P, then z j z y e s E1 2 1 2 12
 4  .  4y e contains the type b circuit g j e }an impossibility. Hence12 0 0
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 .both z and z are type c circuits of P. Note that because z j z s E1 2 1 2
 4y e , it follows that P* has no singleton elements.0
Suppose e g g . Whereas g is the only element of P that does not0 0
 4contain e , e, e g P*. Whereas e g z l z , it follows that e g z l12 12 12 1 2 1
z too. This shows that g : z l z .2 0 1 2
 .Suppose again that e g g . If P y e has a type c circuit z , then by0
 4hypothesis z is also a circuit of P. Moreover, e f z and because e, e g12
P* this implies that e f z also}an impossibility. Hence P y e has no12
 . < < < <type c circuits, so by Lemma 2.6, P y e F 1. It cannot be that P y e s
 4 < <  40, for e cannot be in P*. Hence P y e s 1, say P y e s g . Thene
 4e, x g P* for every x g g , so because e g z l z , it must be thate 1 2
x g z l z too. This shows that g : z l z .1 2 e 1 2
Some element g of P must intersect z y z , because the elements of1 2
z y z are not loops in P. If any e g g is not in g , then g s g , an1 2 0 e
impossibility because g does not intersect z y z . Hence g : g , soe 1 2 0
g s g , but this is impossible because g does not intersect z y z .0 0 1 2
This contradiction completes the proof of Theorem 3.
Theorem 3 can be sharpened slightly, as we see in the next proposition.
PROPOSITION 3.2. Let E be a finite set with an element e and let P be a0
 4clutter on E y e . If P is not a matroid port, then there is a subset0
 4S ; E y e such that P y S is a matroid port and has a nonsingleton circuit0
that is not a circuit of P.
 4Proof. By Theorem 3, there is at least one subset S ; E y e such0
that P y S has a nonsingleton circuit that is not a circuit of P. Let S be
maximal among such subsets.
If P y S is not a matroid port, then by Theorem 3 there is a subset
 4  .  .T ; E y S y e such that P y S y T s P y S j T has a circuit z0
that is not a circuit of P y S. By the maximality of S, however, z must be
a circuit of P. Proposition 2.4 implies that z contains a circuit z of P y S1
 .and that z in turn contains a circuit z of P y S y T. This is impossi-1 2
ble, though, because the circuit z must be a proper subset of the circuit2
z .
To deduce Corollary 2 of the Introduction from Proposition 3.2, suppose
 4that P is a clutter on E y e that is not a matroid port, but that has0
 .nevertheless the property that its type c circuits are identical with the
minimal nonempty sets
g j g y g . F1 2  /
g;g jg1 2
ggP
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 4with g / g g P. Then by Proposition 3.2, there is a subset S ; E y e1 2 0
such that P y S is a matroid port with a nonsingleton circuit z that is not
 .a circuit of P; clearly z must be of type c . Whereas P y S is a matroid
port, there are g / g g P y S with1 2
z s g j g y g . . F1 2  /
g;g jg1 2
ggPyS
 4  <Whereas g and g are both contained in E y e y S, g g P y S g ;1 2 0
4  < 4g j g s g g P g ; g j g ; it follows that1 2 1 2
z s g j g y g . . F1 2  /
g;g jg1 2
ggP
Whereas z is not a circuit of P, it must be that it is not minimal among
sets of this type. Some subset z 9 of z must then be a minimal set of this
 .type; by hypothesis z 9 is a type c circuit of P. By Proposition 2.4, some
 .subset of z 9 must be a type c circuit of P y S; this subset will be a
proper subset of z , an impossibility because z is a circuit of P y S. This
contradiction verifies Corollary 2.
We turn now to Theorem 4; like the other theorems of the Introduction,
only its ``if'' direction actually requires proof. Suppose that P is a clutter
 4  4on E y e , P is not a matroid port, and for every S ; E y e and every0 0
nonsingleton circuit z of PrS there is a circuit z 9 of P with z 9 y S s z .
< <We presume that P is chosen so that E is as small as possible for such a
clutter.
 4We claim first that for every nonempty S ; E y e , PrS is a matroid0
< <port. Because P was chosen to have E as small as possible, this claim can
be verified by proving that whenever B / S ; E and T ; E y S, for every
 .nonsingleton circuit z of PrS rT there is a circuit z 9 of PrS with
 .  .z 9 y T s z . If z is a nonsingleton circuit of PrS rT s Pr S j T , then
 .by hypothesis there is a circuit z of P with z y S j T s z . No1 1
 .element of z could be a loop in Pr S j T , because z is a nonsingleton
 .circuit of Pr S j T , so no element of z could be a loop in PrS either;
Proposition 2.5 then implies that z y S contains a nonsingleton circuit z1 2
 .of PrS and that z y T in turn contains a circuit z of PrS rT. Note2 3
that z : z y S y T s z , but z cannot be a proper subset of z because3 1 3
 .both are circuits of P y S rT ; hence z s z . Whereas z s z : z y T3 3 2
 .: z y S j T s z , it follows that z s z y T ; this verifies the claim.1 2
Whereas P is not a matroid port, there are circuits z / z of P and an1 2
 .  4element e g z l z such that z j z y e does not contain any12 1 2 1 2 12
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 .  4circuit of P. Consider any e g z j z y e , e . By Proposition 2.5,1 2 0 12
 .  4 Xeither 1 z y e contains a circuit z of Pre of the same type as z or1 1 1
 .  .  4else 2 z is of type c and every element of z y e is a loop in Pre.1 1
In case 1, it must be that e g z X, for if e f z X, then by hypothesis P12 1 12 1
Y Y  4 X Y  .has a circuit z with z y e s z ; then z is contained in z j z y1 1 1 1 1 2
 4e }a contradiction. Consequently e is not a loop in Pre; Proposition12 12
2.5 now implies that z must contain a circuit z X of Pre. It could not be2 2
X Y Y  4 Xthat e f z , because then P would have a circuit z with z y e s z ,12 2 2 2 2
Y  .  4 Xand z would be contained in z j z y e . Hence e g z . If2 1 2 12 12 2
X X  X X.  4z / z then because Pre is a matroid port, z j z y e contains a1 2 1 2 12
circuit z 9 of Pre, and by hypothesis P must have a circuit z 0 with
 4  .  4z 0 y e s z 9; then z 0 : z j z y e }a contradiction. Hence it1 2 12
X X  4 Xmust be that z s z . By hypothesis, P has a circuit z 0 with z 0 y e s z1 2 1
X   4.   4.s z ; it follows that z 0 : z j e l z j e . Whereas z 0 cannot be2 1 2
a proper subset of either z or z , z 0 must equal either z or z ,1 2 1 2
whichever one contains e; in particular, it cannot be that e g z l z .1 2
 4  4 X XAlso, z 0 y e must equal z l z , for clearly z 0 y e s z s z : z l1 2 1 2 1
z , and if it is a proper subset, then z 0 cannot equal either z or z .2 1 2
Consequently, in case 1 we conclude that z l z is a circuit of Pre and1 2
 4that e is either z y z or z y z .1 2 2 1
 .  4  .In case 2, e g z j z y e , e , z is of type c , and every element1 2 0 12 1
 4  4of z y e is a loop in Pre. In particular, e is a loop in Pre. If z y e1 12 2
were to contain a nonsingleton circuit z X of Pre, then it would have to be2
X Y Y  4 Xthat e f z ; by hypothesis P would have a circuit z with z y e s z ,12 2 2 2 2
Y  .  4and this z would be contained in z j z y e . Because this is2 1 2 12
 4impossible, it must be that z y e contains no nonsingleton circuit of2
 .Pre; Proposition 2.5 then implies that z is of type c and every element2
 4of z y e is a loop in Pre.2
 .  4Summing up, we see that each e g z j z y e , e falls under one1 2 0 12
 .  4of these two cases: 1 z l z is a circuit of Pre and e is either z y z1 2 1 2
 .  .or z y z or 2 z and z are both of type c and every element of2 1 1 2
 .  4z j z y e is a loop in Pre.1 2
 .If z and z are both type b circuits, choose any e g z y z and1 2 1 1 2
e g z y z ; such elements must exist because neither of z , z contains2 2 1 1 2
 4the other. Both e and e must fall under case 1, so e s z y z and1 2 1 1 2
 4e s z y z . Whereas z l z cannot contain any case 1 elements, and2 2 1 1 2
 .there are no case 2 elements because z and z are not of type c , it1 2
 4  4follows that z s e , e , e and z s e , e , e . If e s e , then1 1 12 0 2 2 12 0 12 0
 4  4  4e , e g P, so every d g P* must contain both e and e ; hence e , e1 2 1 2 1 2
 .  .  4is a type c circuit of P contained in z j z y e }a contradiction.1 2 12
 4  .This shows that e / e . Notice that e , e is a type c circuit of Pre :12 0 1 2 12
 .Ufor if d g Pre s P* y e and d contains exactly one of e , e , then12 12 1 2
 4  4because e f d , d fails to intersect either z y e or z y e , but this12 1 0 2 0
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 4  4is impossible because z y e and z y e are elements of P and must1 0 2 0
 4intersect every element of P*. By hypothesis, then, either e , e or1 2
 4  .  4e , e ,e is a circuit of P; the former is contained in z j z y e , so1 2 12 1 2 12
 4it must be that e , e , e is a circuit of P. Every d g P* must intersect1 2 12
 4  4z y e and z y e , because these are elements of P; it follows that1 0 2 0
 4every d g P* must share at least two elements with e , e , e . Hence1 2 12
 4  4  .every d g P* must have d l e , e / B, i.e., e , e g P* * s P. This1 2 1 2
 4implies that e , e , e is a circuit of P}a contradiction because it is1 2 0
 .  4contained in z j z y e .1 2 12
 .  .  .  4Suppose z is of type b and z is of type c . Then z j z y e , e1 2 1 2 0 12
has no case 2 elements, and because case 1 elements cannot lie in z l z ,1 2
 4necessarily z l z s e . There must be an e g z y z , because z is1 2 12 2 2 1 2
 4not a subset of z ; then e is a case 1 element and e s z y z , so1 2 2 2 1
 4  4z s e , e . If e g z y z y e , then e is a case 1 element, so2 2 12 1 1 2 0 1
 4e s z y z , but this is impossible, because e g z y z . Hence z s1 1 2 0 1 2 1
 4  4e , e , i.e., e g P. It follows that every d g P* contains e ; because0 12 12 12
 4  .z s e , e is a type c circuit of P, every d g P* must contain e also.2 2 12 2
 4  .  4This implies that e g P* * s P and hence e , e is a circuit of P}a2 0 2
 .  4contradiction because it is contained in z j z y e .1 2 12
 .It must be then that z and z are both type c circuits of P. We claim1 2
 .  4that there cannot be more than one element of z j z y e that falls1 2 12
 .  4under case 2. Let S be the set of all case 2 elements of z j z y e1 2 12
 4and notice that if e g S, then every element of S y e is a loop in Pre
 .  .and hence in Pre *. Whereas Pre * s P* y e, this implies that every
 4d g P* that intersects S y e must contain e. Because this is true for
every e g S, it follows that every d g P* that intersects S completely
< < < <contains S. If S G 2, then no d g P* has S l d s 1 and hence S
 .  .contains a type c circuit of P}an impossibility because S : z j z y1 2
 4e .12
Whereas neither of z , z contains the other, there are elements e g z1 2 1 1
y z and e g z y z . Whereas there cannot be more than one case 22 2 2 1
 4element, we may suppose that e is a case 1 element. If z l z s e ,1 1 2 12
 4  .then z s e , e is a type c circuit of P, so e and e appear in1 1 12 1 12
precisely the same elements of P*. Whereas no d g P* share exactly one
element with z , it follows that no d g P* share exactly one element with2
  4.  4   4.  4z y e j e either, but this implies that z y e j e contains2 12 1 2 12 1
 .  4a circuit of P, contradicting the assumption that z j z y e does1 2 12
 4not contain any circuit of P. Hence z l z / e , so z l z contains an1 2 12 1 2
 .  4element e / e . Whereas every element of z l z y e is a case 212 1 2 12
element and there cannot be more than one case 2 element, it follows that
 4z l z s e, e , e is a case 2 element, e is a case 1 element, z s1 2 12 2 1
 4  4e , e, e , and z s e , e, e .1 12 2 2 12
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 .Consider the clutter Pre . If d g Pre * s P* y e contains e ,12 12 12 1
 .then because z is a type c circuit of P, d must also contain e; whereas1
 .z is a type c circuit of P, d must also contain e . Similarly, if2 2
 .  4d g Pre * contains e , then it must also contain e ; hence e , e12 2 1 1 2
contains a circuit of Pre . If e is a loop of Pre , then because z is a12 1 12 1
circuit of P, Proposition 2.5 implies that e is a loop of Pre also; e must12
 .also be a loop in Pre * s P* y e , i.e., every d g P* that includes e12 12
must include e . Whereas e is a case 2 element, e is a loop in Pre and12 12
 .hence in Pre *, i.e., every d g P* that includes e must also include e.12
Thus e and e are in precisely the same elements of P*, but this is12
 4  .impossible, because e, e is a proper subset of the type c circuit z . It12 1
follows that e is not a loop of Pre . Similarly, e is not a loop of Pre1 12 2 12
 4  4and hence e , e is a circuit of Pre . By hypothesis, then, either e , e1 2 12 1 2
 4  4  .  4or e , e , e is a circuit of P; whereas e , e : z j z y e , it must1 2 12 1 2 1 2 12
 4be that e , e , e is a circuit of P.1 2 12
 4We claim now that e , e , e contains a circuit of P. To prove the claim,1 2
note first that if d g P* contains either e or e , then it contains e also,1 2
 .because e and e are loops in Pre and hence in Pre * s P* y e.1 2
Suppose d g P* contains e, but neither e nor e . Then d must contain1 2
 . <  4 <e , because z is a type c circuit of P, but then d l e , e , e s 1,12 1 1 2 12
 4contradicting the fact that e , e , e is a circuit of P. Hence no d g P*1 2 12
<  4 <has d l e , e , e s 1.1 2
 .  4This claim contradicts the assumption that z j z y e does not1 2 12
contain any circuit of P, and this contradiction completes the proof of
Theorem 4.
4. EXAMPLES
We illustrate the ideas of the paper with some examples of clutters and
their circuits. The clutters we consider all appear in Seymour's list of
w xforbidden minors of matroid ports 8 , and hence each of them must
violate all of the characterizations of matroid ports given in the theorems
and corollaries stated in the Introduction. We verify some of these viola-
tions and leave it to the interested reader to uncover others.
 4  4  44  4  4Consider the clutter P s 1, 2 , 2, 3 , 3, 4 , with E y e s 1, 2, 3, 4 .4 0
U  4  4  44  4Whereas P s 1, 3 , 2, 3 , 2, 4 , the only nonempty subset z : E y e4 0
< < U  4with z l d / 1 ;d g P is z s 1, 2, 3, 4 . Consequently, the circuits of4
 4  4  4  4  e0 . .P are 1, 2, 3, 4 , 1, 2, e , 2, 3, e , and 3, 4, e . Hence P C P , 3 is4 0 0 0 4
 4  4  44  4  e0 . .the clutter 1, 2, 4 , 2, e , 4, e on 1, 2, 4, e , and P C P , 3 * s0 0 0 4
 4  4  4  44 3  e0 . ..2, 4 , 1, e , 2, e , 4, e . Clearly then the elements of C P C P , 30 0 0 4
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 4  4  4  4  4are 1, 2, 3, 4 , 2, 3, e , 3, 4, e , and 1, 2, 4, e . The circuit 1, 2, e of P0 0 0 0
3  e0 . ..is not a union of elements of C P C P , 3 , and this shows that P4 4
violates the characterizations of matroid ports given in Theorems 1 and 2.
 4  4  4  44  4Q is the clutter 1, 2 , 1, 3 , 1, 4 , 2, 3 on the set E y e s4 0
 4 U  4  4  44  .1, 2, 3, 4 , and Q s 1, 2 , 1, 3 , 2, 3, 4 ; hence the only type c circuit4
 4of Q is 1, 2, 3 . The result of deleting 2 from Q is the clutter Q y 2 s4 4 4
 4  44  .  4  44  4  .1, 3 , 1, 4 , and because Q y 2 * s 1 , 3, 4 , 3, 4 is a type c4
 4circuit of Q y 2. Whereas 3, 4 is not a circuit of Q , this shows that Q4 4 4
violates the characterization of matroid ports given in Theorem 3.
U  4  4  44Q is the clutter 1, 2 , 1, 3 , 2, 3, 4 , as was just observed. Taking4
 4  4g s 1, 2 and g s 1, 3 ,1 2
 4g j g y g s 2, 3 . . F1 2  /
g;g jg1 2
UggQ4
 U .  4  . UWhereas Q * s Q , 1, 2, 3, 4 is the only type c circuit of Q . This4 4 4
shows that QU violates the characterization of matroid ports given in4
Corollary 2.
 4  4  4  44  4J is the clutter 0, 1 , 0, 2 , 0, 3 , 1, 2, 3 on the set E y e s3 0
 4 U  .  40, 1, 2, 3 ; J s J , so the only type c circuit of J is 0, 1, 2, 3 . The3 3 3
 4  4  44contraction J r0 is the clutter J r0 s 1 , 2 , 3 , so any two of 1, 2, 33 3
 .constitute a type c circuit of J r0. This shows that J violates the3 3
characterization of matroid ports given in Theorem 4.
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